I
II-V SEMICONDUCTORS, such as InAs and InGaAs, are attractive as channel material in metal-oxidesemiconductor field-effect transistors (MOSFETs) [1] , [2] due to their high electron mobilities and injection velocities [3] . The use of atomic layer deposition (ALD) high-κ dielectric in the gate stack has gained a lot of attention as it enables the scaling of the equivalent oxide thickness below 1 nm while maintaining low gate leakage currents [4] . It is, however, recognized that large densities of traps in the gate oxide and at the oxidesemiconductor interface may severely degrade the performance of III-V MOSFETs. To facilitate optimized high-κ integration and accurate device modeling, it is not only the interface trap densities D it that need to be characterized but also the number of border traps N bt and their spatial distribution.
The charge pumping method [5] used for characterizing N bt in Si CMOS is often not applicable for III-V MOSFETs or nanowire (NW) FETs as no body contact is available. Commonly, N bt is instead deduced indirectly by the conductance (G-V ) or capacitance (C-V ) [6] methods by measurements on capacitor test structures, which follow a somewhat different processing scheme. Furthermore, it is often only the interface traps that are considered when using these methods. Recently, Sun et al. reported on a method with frequency-dependent transconductance g m (ω) measurements in the 10 1 -10 4 -Hz frequency range for the characterization of very deep border traps [7] . By extending the frequency range of the transconductance measurements to much higher frequencies, e.g., 10 10 Hz, the entire border-trap-depth profile may be characterized, including the region adjoining the oxide-semiconductor interface. Furthermore, radio-frequency (RF) measurements can be used to reveal the intrinsic transconductance g mi as no traps respond at sufficiently high frequencies.
This paper reports on a method for characterizing the distribution of border traps in III-V MOSFETs using frequencydependent g m measurements in the 10 0 -7 · 10 10 -Hz frequency range. To deduce the N bt (x m ) depth profile, a transistor model is used where the oxide capacitance C ox is replaced by a distributed RC network. Measurements are performed in the 10 0 -10 5 -Hz frequency range by a lock-in amplifier and in the 10 5 -7 · 10 10 -Hz frequency range by network analyzers. The experimental results are reported for two different device geometries: vertical InAs NW wrap-gate MOSFETs and planar InGaAs MOSFETs. In the latter, a high cutoff frequency (f t = 100 GHz) allows for an extension of the characterization method to very high frequencies. A significant increase in g m is obtained for frequencies above 1 GHz, implying a large number of traps very close to the oxide-semiconductor interface. The model that we propose does not distinguish border traps very close to the semiconductor-oxide interface from interface traps with similar capture cross section. Hence, one interpretation of these results is that the depth profile includes both border and interface traps.
II. DUTS Fig. 1 with n-type delta doping of 4 · 10 12 cm −3 . ALD was used for depositing a gate dielectric of 0.5-nm Al 2 O 3 and 6.5-nm HfO 2 where Al 2 O 3 is deposited at 300
• C using TMA and water as precursors and HfO 2 was deposited at 100
• C using TDMAHf and water as precursors. Prior to the ALD deposition, the sample was treated with a 21% (NH 4 )S x solution for 20 min at room temperature. Moreover, the device has a gate length of L g = 200 nm and a gate width of z = 16 μm. Low access resistance was realized by source/drain regrowth and a selfaligned gate-last process. More details on the device fabrication are found elsewhere [8] .
In the vertical NW devices, Sn-doped NWs with 45-nm diameters were grown from Au seed particles by metal-organic vapor phase epitaxy on a 250-nm-thick InAs layer. From the InAs layer, isolated mesa source contacts were formed by etching. Furthermore, the NW FETs have a 0.5-/6.5-nm Al 2 O 3 /HfO 2 gate dielectric, which was deposited by ALD after NW growth using the same precursor as for the surfacechannel MOSFETs. Wrap gates with a gate length of about L g = 250 nm were formed on arrays of vertical NWs by the back-etching of a sputtered W film, and drain contacts were formed at the upper part of the NWs. The array of NWs in each device consists of nominally 192 NWs. A detailed description of the device fabrication may be found elsewhere [9] , [10] .
The Al 2 O 3 /HfO 2 gate dielectric used in both devices was chosen as previous studies have shown that a thin Al 2 O 3 interface layer gives less interface traps compared with HfO 2 [4] . However, HfO 2 is preferred for the bulk part of the oxide due to its higher permittivity (κ(HfO 2 ) = 25, κ(Al 2 O 3 ) = 9) [11] .
III. MEASUREMENT SETUPS
Two different setups were used depending on which part of the frequency range was considered. For low frequencies (1 Hz-100 kHz), g m was directly measured as the ac source i s over the ac gate voltage v g . The setup consisted of a lockin amplifier with a current amplifier at the input and a resistive bias network at the output. The device under test (DUT) was also dc biased as shown in Fig. 2(a) . By connecting the source to the current amplifier, i s is the input of the lock-in amplifier divided by the multiplication factor of the current amplifier. The resistive network in Fig. 2 (a) with three equally large resistances was used for superimposing v g on a dc gate voltage V G . Furthermore, the DUTs were measured by on-chip probing, and the dc gate and drain voltages V G and V D were applied by a Keithley voltage source.
For high frequencies (20 kHz-60 GHz), g m was deduced from the admittance (y) parameters (as further described in Section IV). For this, scattering (s) parameters were measured by a network analyzer, where V D and V G were applied through a bias tee internal to the network analyzer, as shown in Fig. 2(b) . Two different network analyzers were used: an R&S ZVC PNA (20 kHz-8 GHz) and an Agilent PNA (40 MHz-67 GHz). The measurements were calibrated off-chip using load-reflectreflect-match calibration, and the impedance of the probing pads was subtracted from the y parameters using dedicated on-chip de-embedding short and open structures. Both DUTs described in Section II use 50-Ω coplanar pad layouts.
IV. TRANSISTOR BORDER-TRAP MODEL
The spatial distribution of border traps was evaluated from the border-trap capacitance ΔC bt and the time constant of trapping τ (x) [7] , [12] . The latter increases exponentially with tunneling depth x [see (1) ] and provides the upper frequency limit for which a trap at depth x is able to respond [12] 
Here, x is defined as zero at the semiconductor-oxide interface [see Fig. 3(a) ]. τ 0 = (nσ 0 v th ) −1 is the trap time constant at the interface, where n is the carrier density at the semiconductor surface, σ 0 is the cross-sectional area of a trap, and v th is the thermal velocity.
is the attenuation coefficient of the electron wave function where m * ox is the effective mass in the oxide and E ox C is the conduction band edge in the oxide.
The border-trap capacitance ΔC bt reflects the amount of border traps in a slice of the oxide with thickness Δx
Here, N bt (x) is the density of border traps at depth x. In terms of circuit modeling, the incremental capacitance ΔC bt may be connected in series with an incremental conductance ΔG bt , the value of which is tuned to give the correct time constant τ (x)
To describe the distribution of traps at different depths in the oxide, the oxide is divided into incremental steps ΔC ox corresponding to the slices of the oxide with the width Δx. At each depth, an RC leg that express τ (x) at that particular oxide depth [12] is connected [see Fig. 3(b) ]. Using the expressions in (2) and (3), the change in voltage and current caused over one incremental step Δx may be expressed in the continuous limit by the following differential equations:
The approach for deriving the aforementioned equations is the same as for standard transmission line models. The equations were then used to deduce the y parameters of the distributed RC network. The y parameters of the complete transistor small-signal model were obtained by inserting the y parameters of the distributed RC network in a standard FET model, as shown in Fig. 3 . To extract the various small-signal parameters, the source and drain resistances (extracted from dc measurements) were first subtracted from the y parameters. The values for gate resistance R g , gate-drain capacitance C gd , and parasitic gate-source capacitance C gs,p were deduced from the y parameters of the DUT under the assumption that the input conductance is much smaller than 1 and that
. Here, C Σ = C gd + C gs,p + C gs is the total input gate capacitance.
According to the small-signal model, g m (ω) can be deduced from the y parameters of the DUT as the real part of y 21 with a small modification for high frequencies [13] Re(
The effects of border traps on the transconductance can thus be captured from Re(y 21 ) as long as
The imaginary part of g m is due to the phase lag from the distributed RC network and was found to be small compared with the real part for all samples and measurement frequencies used in this work.
To find the intrinsic high-frequency transconductance g mi , we considered the voltage drop over the oxide, i.e., how well δv gs translates into a surface potential δϕ s [see Fig. 3(a) ]. For most frequencies, the relationship between δv gs and δϕ s is complicated as charge is induced not only in the channel but also in the traps. This is also the origin of the frequency dependence of the extrinsic transconductance g m (ω). However, for sufficiently high frequencies, no charge traps respond due to the time constant of the trap capturing process. At these frequencies, the distributed RC network reduces to the ordinary trapless C ox and the expression for g mi simplifies to
This expression also relates g 0 to g m (ω), as shown in Fig. 3(b) . v inj is the injection velocity, z is the gate width, and C s is the semiconductor (or quantum) capacitance of the channel.
An analytical expression is deduced for simple calculations of N bt (x m ). Here, it is assumed that, for an incremental change in frequency between ω and ω − δω, all traps at a thickness δx around a point x m charge and discharge during one cycle [7] . Equation (1) gives the following expressions for δx and x m :
x m = λ ln(ω 0 /ω).
The admittance models of the oxide at the two frequencies ω and ω-δω are shown in Fig. 4 . The part of the oxide located beyond x m can be treated as an ordinary capacitance, i.e., C ox = C ox /((1 − x m )/t ox ), as no traps respond in this part of the oxide at this frequency. The admittance at a distance x m into the oxide within the thickness δx and is given by
The admittance corresponding to the remainder of the oxide and semiconductor capacitance is described by y Σ . This admittance also gives a relationship between the frequencydependent transconductance g m (ω) and the intrinsic transconductance g mi
To account for the derivative of g m (ω) in the expression for N bt (x m ), the variation in ϕ s at the frequencies ω and ω-δω is considered. From Fig. 4 , we obtain
In (12), a first-order Taylor expansion in δx is assumed. The change in channel potential with frequency is subsequently given by
Using (7) and (11)- (13), we obtain
Solving for N bt (x m ) and taking the real part, we finally obtain the approximate analytical expression
Note that, for a III-V quantum-well FET,
. The analytical expression in (15) is particularly suitable for materials, such as InAs, where C s is comparable to or smaller than C ox . For these materials, the variation in surface potential with gate voltage is larger, resulting in larger δg m (ω)/δln(ω). Note also that, for very deep border traps, the oxide band bending is more pronounced and is likely to be responsible for δg m (ω)/δln(ω) rather than δϕ s . Furthermore, (15) requires knowledge of g mi , which is found using RF measurements at high enough frequencies where no traps respond.
V. RESULTS AND DISCUSSION
The transfer characteristics for an InGaAs surface-channel MOSFET are shown in Fig. 5 . Here, the transconductance is deduced both from dc and RF measurements (20 GHz). The curves have similar shape and show a peak transconductance close to V G = 0.1 V; however, g m is about three times higher at RF.
Also, it should be noted that all measurements on the surfacechannel MOSFET presented in this work were conducted about six months after device fabrication. During this time, the peak dc transconductance has degraded by a factor of three and the threshold voltage has shifted more than 0.5 V, indicating the creation of excess defects in the oxide. Aging is particularly pronounced for these devices as no passivation is used and the gate oxide is directly exposed to air, which could cause damages such as an increased number of traps in the oxide. Fig. 6 shows the frequency dependence of g m for the vertical InAs NW MOSFET and InGaAs surface-channel MOSFET measured in the 1 Hz-67 GHz-frequency range. For low frequencies (below 100 MHz), g m increases at a rate of about 0.009 mS/μm per decade and 0.006 mS/μm per decade for the NW and surface-channel devices, respectively, which result in roughly a doubling of g m from dc up to 100 MHz. These high rates in the two DUTs distinctly indicate high densities of deep border traps in both devices.
In the frequency interval between 1 and 10 GHz, a dramatic increase in g m is seen for the surface-channel device with an increase of roughly 0.30 mS/μm per decade. The largest effect is seen for the bias conditions that give the highest g m ; still, the same trend was observed for all measured gate voltages (−0.5-0.5 V) and for low drain voltage (V D = 50 mV). This steep slope in the g m (ω) graph implies that the trap profile is dominated by traps very close to the oxide-semiconductor interface. For frequencies above 10 GHz, a plateau is observed, which corresponds to an intrinsic transconductance of about g mi = 0.66 mS/μm. Similar transconductance behavior has been observed also in other MOSFETs on the same chip, in MOSFETs on other chips, and using two different network analyzers. For the NW MOSFET, the moderate f t of a few gigahertz and the large parasitic capacitances unfortunately veil any similar effects as described in (5) . The deduced g m (ω) is only valid up to about 1 GHz for the NW device. It should be noted that when calculating N bt (x m ), the intrinsic transconductance is set to g mi = 0.16 mS/μm for the NW device, which is an underestimation if the slope of g m (ω) at high frequencies is similar to the surface-channel MOSFET. However, the accuracy is still sufficient to give a good indication of N bt (x m ) also for the NW MOSFET. Fig. 7 shows the quantitative border-trap-depth profiles of the vertical InAs NW MOSFET and the InGaAs surface-channel MOSFET, which are deduced from the measured g m (ω) using (15) about 0.5-nm depth, contributes to the increased N bt (x m ) [14] . In addition, it could even be argued that this is why a peak is observed. However, preliminary evaluation of MOSFETs with pure HfO 2 gate dielectric have shown similar g m (ω) behavior, indicating that the Al 2 O 3 /HfO 2 interface is not the culprit. Another possibility is that the peak is partially or fully caused by interface traps. As the capture/emission mechanism suggested for trapping inside the semiconductor conduction band is also associated with a characteristic frequency ω 0,it and as all interface traps are located at the interface, the g m (ω) dependence is expected to show an abrupt increase at ω 0,it . This means that Fig. 6 (b) could be interpreted as the g m (ω) dependence of the interface traps superimposed on the g m (ω) dependence of the border traps. However, it is a delicate issue to judiciously distinguish between different trapping mechanisms. In addition, it may not be possible to describe the interface between InGaAs and Al 2 O 3 as atomically abrupt, but instead, it is associated with a more complex transition region. Furthermore, the x-axis is dependent on τ 0 for which a large variation is found in the reported values [12] . A value of τ 0 = 4 · 10 −11 s was chosen as it corresponds well to the frequency where g m ceases to increase and gives the smallest error when comparing modeled and measured g m 's. It should be noted that the uncertainty of τ 0 limits the spatial resolution of this method.
A smaller density of deep border traps of about N bt (x m ) = 10 20 cm −3 · eV −1 are observed for both DUTs. The similar values for the two DUTs suggest that the density of deep border traps is not greatly affected by the device geometry or choice of semiconductor. These values are also similar to what has been observed from C-V measurements on InGaAs/Al
. Moreover, N bt (x m ) appears to increase somewhat with depth; however, we suggest that this is due to measurement errors.
A projected density of traps of N bt,int = 5 · 10 13 cm −2 · eV −1 is calculated for the surface-channel MOSFET by integrating over the measured depths. Fig. 8 shows the total N bt calculated from measurements at different gate voltages. Here, it is observed that the total N bt increases with increasing voltage. In the presented voltage interval, e.g., V G = −0.5 V to V G = 0.5 V, the Fermi level is understood to be above the conduction band edge as the device is in its ON-state. Hence, Fig. 8 shows that the total N bt increases as the Fermi level is moved up in the conduction band, which is consistent with the extractions of the density of interface traps for InGaAs C-V structures [15] .
To verify the model, the analytically extracted border-trap density is used as input to the full device model in Fig. 3(b) , giving a modeled extrinsic g m as shown in Fig. 6 . The analytically extracted border-trap density is thus seen to give a good reproduction of the measured g m .
VI. CONCLUSION
We have reported a novel method for the characterization of border traps in III-V MOSFETs. The method combines g m (ω) measurements with y parameter modeling of the oxide and trap capacitances using a distributed RC network. From this, an analytical expression has been deduced, giving the density of border traps as a function of oxide depth. The method has been demonstrated for an InGaAs surface-channel MOSFET and a vertical InAs NW MOSFET. For both DUTs, g m (ω) was steadily increased throughout the 1 Hz-100 MHz frequency range. For the surface-channel MOSFET, a steep increase in g m (ω) was observed at about 1-10 GHz. For even higher frequencies, a plateau was observed corresponding to the intrinsic transconductance. The method hence revealed that the spatial distribution of border traps is dominated by trap states very close to the oxide-semiconductor interface with N bt = 10 21 cm −3 · eV −1 , whereas the density of deep border traps is about N bt = 10 20 cm −3 · eV −1 . The high N bt is reasonable when considering the performance degradation of III-V MOSFETs compared with other III-V FETs, such as HEMTs and buried-channel MOSFETs, and it further emphasizes the importance of optimizing the high-κ integration in III-V MOSFETs.
